



Meta Heuristic Algorithm Based Novel Dstatcom Architecture for Power Quality Improvement

N. V. Vinay Kumar* and Tenepalli Gowri Manohar



Department of EEE, S V University College of Engineering, Sri Venkateswara University Tirupati-517502, Andhra Pradesh, India

E-mail/Orcid Id:

NVVK,  vinaynanda.svu@gmail.com,  <https://orcid.org/0000-0002-6266-9928>;

TGM,  gowrimanohar@gmail.com,  <https://orcid.org/0000-0003-0441-6022>

Article History:

Received: 28th Nov., 2023

Accepted: 21st Feb., 2024

Published: 30th Apr., 2024

Keywords:

Coati Optimization Algorithm, Dstatcom, Multilevel Inverter, Sag, Swell and Total Harmonic Distortion

How to cite this Article:

N. V. Vinay Kumar and Tenepalli Gowri Manohar (2024). Meta Heuristic Algorithm Based Novel Dstatcom Architecture for Power Quality Improvement. *International Journal of Experimental Research and Review*, 38, 119-131.

DOI:

<https://doi.org/10.52756/ijerr.2024.v38.011>

Abstract: Electric utility systems are increasingly favoured as local energy systems due to their ability to integrate renewable energy, improve energy efficiency, and enhance the resilience of the power grid. However, while these benefits are significant, they also present certain complexities related to control and power quality (PQ). PQ is crucial within utility systems to ensure the proper functioning of connected devices and the overall health of the system. Therefore, both voltage quality and current quality are of utmost importance. Control strategies combined with advanced power electronics devices (PED) provide a robust framework to address PQ challenges. This paper introduces a novel approach for constructing a distributed Static Synchronous Compensator (DSTATCOM) utilizing innovative 125-level asymmetric multilevel DC link inverters to enable multilevel operation. A modified 125-level multilevel inverter aimed at enhancing power quality is proposed herein. By employing a minimal number of components, this inverter can generate 125-level voltages per phase, serving as a DSTATCOM to address power quality issues such as sag, swell, and harmonics. Bidirectional DC-DC converters are employed for purposes other than just providing power to the inverter's DC connections replacing DC sources. Additionally, the Coati Optimization Algorithm (COA), a newly introduced metaheuristic approach inspired by observed behavioural patterns in coatis in their natural habitat, is presented. COA is designed to emulate two primary behaviours of coatis: (i) their hunting strategy when pursuing iguanas and (ii) their evasion tactics when confronted by predators. To validate the effectiveness of the Coati Optimization algorithm, simulation is carried out with Matlab Simulink, and the outcomes of the simulation for the proposed scheme are provided in this paper. The efficacy of Solar-PV integrated 125-level asymmetric multilevel DC link inverter in enhancing power quality by adhering to the IEEE-519 Standards is demonstrated.

Introduction

Over the past few decades, multilevel inverters have become more and more important. Because these new inverters can provide waveforms with an improved harmonic spectrum and reduced THD, they are appropriate for elevated voltage and distributed power applications. Two of the biggest issues in power production, transmission, and distribution systems are power grid volatility and power quality. These issues typically originate from improper power flow management. Linking nonlinear, unsteady, or reactive loads to the grid may lead to voltage-related challenges,

including sags/swells, imbalance, oscillations, high harmonic content, transients, and a low power factor (Trabelsi et al., 2021; Vemuganti et al., 2021). The integration of both non-renewable and renewable energy sources into distributed power generation systems has further exacerbated instability and power quality issues.

A variety of flexible AC transmission system (FACTS) controllers are presently being explored and documented in the literature (Chethan and Kuppan, 2024; Arockiaraj et al., 2023), aiming to mitigate these issues. These controllers are typically classified into two main categories: thyristor-based and Voltage Source Inverter

*Corresponding Author: vinaynanda.svu@gmail.com



(VSI)-based FACTS controllers. VSI-based controllers encompass Static Synchronous Compensators (STATCOM), Static Synchronous Series Compensators (SSSC), and Unified Power Flow Controllers (UPFC) (Kar et al., 2020; Hingorani and Gyugyi, 2000).

As one of the most adaptable and powerful FACTS controllers for managing power flow, controlling grid voltages, and increasing efficiency, multilevel VSI-based compensating devices are regarded as superior (Umadevi et al., 2024). Multilevel inverters have several benefits over conventional two-level VSIs, including lower harmonic distortion, higher AC voltage levels, less voltage stress on electrical devices, lower switching frequency operating, and good reliability. Multilevel inverters have grown crucial in medium- and high-power applications because of these qualities (Chakrabarty and Adda, 2021; Duarte et al., 2022).

A novel 125 multilevel Asymmetric architecture appropriate for STATCOM applications is presented in this research. However, since the STATCOM does not require active power, solar DC-DC converters are utilized in this study in place of the DC sources, significantly reducing the cost. Since the asymmetric multilevel inverter (AMLI) can synthesize additional voltage levels of output with the same number of components, it is a very appealing topology for power quality issues. The proposed Multilevel STATCOM replaces the conventional approach with a meta-heuristic Coati optimization algorithm, allowing it to function with conventional modulation methods such as sinusoidal PWM. It has lately gained popularity as a high-voltage solution for uses including energy storage systems (Gultekin and Ermiş, 2013; Marzo et al., 2022), static synchronous compensators (STATCOM) (Jung et al., 2018; Ajayi-Obe, 2023; Michail and Alfred, 2015).

Proposed Topology

According to (NV, 2023), The multilayered DC link inverter (MLDCL) stands out as one of the extensively employed topologies for reduced switch multilevel inverter (MLI) configurations. Depending on the number of output levels, various DC sources are required for this independent type MLI (Agrawal and Jain, 2017), Asymmetrical configurations require fewer switching devices and sources of electricity than symmetrical configurations for the same output voltage levels.

The MLI design depicted in Figure 1 consists of the Polarity generation circuit, distinguished by its asymmetric fundamental circuit, and the Level generator unit, which incorporates an H-bridge inverter circuit, forming the complete structure (Vijeh et al., 2019). It is

noteworthy that the toggle switches within the polarity generation circuit experience greater stress compared to their counterparts in the level generation unit. A phase for polarity generation plus a phase for level generation make up MLDCL, a hybrid variant of MLI. Figure 1 displays a schematic structure illustrating the 125-level inverter output.

The triggering circuit's control signals govern both the Level Generation Circuitry and the Polarity Generation Circuit. Asymmetric arrangements can achieve higher output levels for a comparable quantity of semiconductor components and voltage sources than their symmetric counterparts.

Figure 1 depicts the MLDCL inverter structure, which has six DC sources. A stair-step waveform representing positive and zero magnitudes of voltage is produced by the level-producing stage. The output of the H-Bridge-based polarity generating stage, on the other hand, resembles a sine wave since it alternatively inverts every second's half-cycle of the waveform created by the level production phase hooked on negative levels (Abdalla et al., 2016). Utilizing the identical configuration as depicted in Figure 2, 125 levels of output voltage are produced through an asymmetrical DC supply configuration. The determination of DC sources for these 125 output levels is achieved through a combination of geometric progression and the binary approach, as outlined in (Gupta et al., 2016).

$$V_6=2V_5=2V_4 = 2V_3 = 2V_2 = 2V \quad (1)$$

In contrast to a symmetrical setup, the number of switches and levels needed for an asymmetrical Multilayered DC Link (MLDCL) inverter can be described in a generalized manner, as indicated in (Venkataramanaiah et al., 2017)

$$N_{L,asym} = 2n + 1, \quad (2)$$

$$N_{S,asym} = 2n + 4 \quad (3)$$

The foundation of this design is established through the series coupling of one-stage sub-multilevel converter modules with a full bridge stacked H-bridge inverter. The primary aim of this article is to enhance the output voltage depicted in Figure 1 by incorporating additional levels while minimizing the use of switches. To create the 125-level single-phase output voltage observed in nature, 6 uneven voltage sources ($V_1, V_2, V_3, V_4, V_5,$ and V_6) and 12 unilateral switches ($S_1, S_2, S_3, S_4, \dots, S_{12}$) using an IGBT and antiparallel diode combination were needed.

The MLDCL inverter is the best option for integrating PV systems because of its ability to quickly replace isolated DC sources. As seen in Figure 2, the integration

entails connecting PV panels and inverters via a bidirectional DC-DC converter. Before putting the output level produced by the DC-DC converters into the inverter in this process, it is imperative to determine whether it is suitable. However, changes in ambient temperature and solar irradiation, both of which occur over time, can affect how well PV panels operate.

Through the use of a DC-DC Flyback converter, the Bidirectional DC-DC Converter increases the output voltage produced by PV panels, allowing it to provide AMLI with varying voltages between V_1 and V_6 . The Flyback converter (FBC) and switch-mode DC power supply (SMPS) with R load are shown in Figure 3. When the operating switch is turned on, the FBC transfers energy from the main circuit to the other side by use of its built-in polarity inductance. Snubber circuits are incorporated with the switches to reduce voltage spikes that occur during switch-off.

Figure 4 illustrates the improvement in the performance of the flyback DC-DC converter achieved by providing asymmetric voltage outputs to the inverter. These varying voltage levels serve as DC link modules for half-bridge devices connected in series. Drawing inspiration from natural processes, the Coati Optimization Algorithm generates pulses for the inverter and its 125-level output is shown in Figure 5.

Coati Optimization Technique

The Coati Optimization Algorithm (COA) is a newly developed metaheuristic algorithm inspired by the behaviours of coatis; intelligent mammals recognized for their forest-foraging habits. The algorithm has been presented to solve optimization problems by simulating the communal foraging behaviour of coatis. To create a successful optimization process, COA imitates the communal actions of coatis, including their food-searching and group-coordination strategies.




Figure 1. Proposed 125-level MLDCL Inverter

COA has been applied to a wide range of optimization issues in science, engineering, and technology. To

Figure. 6 displays an illustration of a coati. As omnivores, coatis consume both invertebrates like




Figure 2. Bidirectional DC-DC Converter.




Figure 3. DC-DC Flyback Converter.

discover the best answers, it makes use of the investigation and utilization of traits found in coatis' foraging activity. The COA seeks to strike an equitable compromise between global and local search abilities by striking a balance between exploration and exploitation, which could make it useful in resolving challenging optimization issues.

tarantulas and tiny vertebrate prey like lizards, rodents, alligator eggs, and bird eggs. A green iguana seems to be one of Coati's favourite snacks. Coatis chase iguanas in bunches because they are huge reptiles that are frequently seen in trees. While certain individuals quickly launch an attack on the iguana, others climb trees to startle it, prompting it to leap to the ground. Nevertheless, coatis

are vulnerable to predator attacks. Maned wolves, anacondas, foxes, boa constrictors, tayras, dogs, jaguarundis, and ocelots are among the predators that hunt coatis. Large raptors like ornate harpy eagles, hawk eagles and black-and-chestnut eagles, also hunt them (Dehghani et al., 2023).

The strategies Coatis employ in confronting iguanas and their responses when encountering and avoiding predators exemplify sophisticated behaviours. The suggested COA technique was designed mostly with inspiration from the simulation aforementioned natural coatis' actions. This study is innovative because it




Figure 4. DC-DC Flyback converter with Multi-Output.




Figure 5. Proposed Inverter Output.

presents the Coati Optimization technique (COA), a new optimization technique that can be used to generate switching pulses to an asymmetric multilevel inverter which is used as a Dstatcom for power quality improvement. The proper gate pulses must be generated in multilevel inverters to minimize harmonic distortion and produce superior output voltage waveforms.

The Coati Optimization technique (COA) can be used to generate these. By maximizing the multilayer inverter's switching patterns, the POA can minimize the total number of switching transitions, minimize the voltage's total harmonic distortion (THD) at its output, and maximize power conversion efficiency. The COA can help determine the optimal switching angles and sequences for the various voltage levels of the multilevel inverter.




Figure 6. An image of a Coati during a hunt.

Two of coatis' natural activities are modelled in order to update the location of coatis (possible solutions) in the COA. Among these actions are:

- (i) The coatis's attack approach against iguanas;
- (ii) The coatis's method of escaping from predators.

Consequently, these are two distinct phases of updating the COA population.

Phase 1: The approach for hunting and attacking iguanas (exploration phase).

To update the coati's community in the search space, their first attack method on iguanas is modelled. This strategy entails a group of coatis climbing a tree to approach an iguana and induce fear. Upon the iguana's descent to the ground, additional Coatis gather beneath a tree. Subsequently, the coatis hunt and assail the iguana post-landing. This approach leads to coatis migrating to

diverse locations within the search field, illustrating the COA's capability for extensive exploration in the global search within the problem-solving domain. Figure 7 depicts the pattern diagram for this tactic.

In the COA design, the iguana assumes the role of the most coveted member of the population. Furthermore, it is postulated that fifty percent of the coatis climb the tree, while the remaining half waits patiently for the iguana to descend.

Consequently, the numerical simulation of the coatis' positions upon descending from the tree is conducted using Equation (4).

$$X_i^{P1}: x_{i,j}^{P1} = x_{i,j} + r \cdot (Iguana_j - I \cdot x_{i,j}),$$

$$for i = 1, 2, \dots, \left\lfloor \frac{N}{2} \right\rfloor \text{ and}$$

$$j = 1, 2, \dots, m. \tag{4}$$

The iguana is released to the ground and subsequently placed randomly within the search area. Coatis on the ground traverse the search space, as simulated by Equations (5) and (6), based on this randomly assigned position.

$$Iguana^G: Iguana_j^G = lb_j + r \cdot (ub_j - lb_j),$$

$$j = 1, 2, \dots, m \tag{5}$$

$$X_i^{P1}: x_{i,j}^{P1} = \begin{cases} X_{i,j} + r \cdot (Iguana_j^G - I \cdot x_{i,j}), & F_{Iguana^G} < F_i \\ x_{i,j} + r \cdot (x_{i,j} - Iguana_j^G), & \text{else,} \end{cases} \tag{6}$$

For $i = \left\lfloor \frac{N}{2} \right\rfloor + 1, \left\lfloor \frac{N}{2} \right\rfloor + 2, \dots, N$ and $j = 1, 2, \dots, m$

Should the updated position of each coati amplify the importance of the objective function, the coati remains in its initial position; otherwise, a new position is computed for each coati. The updating condition for the simulated values of $i = 1, 2, \dots, N$ is expressed as follows in Equation (7).

$$X_i = \begin{cases} X_i^{P1}, & F_i^{P1} < F_i \\ X_i & \text{else.} \end{cases} \quad (7)$$

In this context, X_i^{P1} represents the newly computed position for the i th coati, where $x_{i,j}^{P1}$ denotes its j th dimension. F_i^{P1} corresponds to its objective function value, and $\text{rand}()$ is a random real number within the $[0, 1]$ interval. "Iguana" denotes the position of the best member in the search space, with $Iguana_j$ representing




Figure 7. Initial phase of COA pattern diagram. (a) The iguana perched on the tree is attacked by 50% of the coati's population. (b) the remaining half of the coati's population, which goes after fallen iguana on the ground.




Figure 8. Coati's escape from a predator during the COA Phase II.

its j th dimension. I is an integer randomly selected from the set $\{1, 2\}$, and $Iguana^G$ is the randomly generated position of the iguana on the ground. $Iguana_j^G$ signifies its j th dimension, F_{Iguana^G} is its objective function value, and $\lfloor \cdot \rfloor$ denotes the floor function (also known as the greatest integer function).

Phase 2: The exploitation phase, or the process of running away from predators

Based on how coatis naturally interact with and flee from predators, a mathematical model is used to simulate the second step of the procedure of updating coatis' locations in the search space. When faced with a predator, a coati retreats from its current position. The Coati's actions in this strategy result in it finding a secure location in proximity to its existing position, showcasing the COA's ability for local search exploitation. Figure. 8 shows the pattern diagram for these coatis escape methods from predators. To replicate this pattern of action, an arbitrary position is created using Eqs. in the vicinity of each coati's location. Both (8) and (9).

$$lb_j^{local} = \frac{lb_j}{t}, ub_j^{local} = \frac{ub_j}{t},$$

$$\text{where } t = 1, 2, \dots, T. \quad (8)$$

$$X_i^{P2}: x_{i,j}^{P2} = x_{i,j} + (1 - 2r) \cdot (lb_j^{local} + r \cdot (ub_j^{local} - lb_j^{local})), \quad (9)$$

$$i = 1, 2, \dots, N, \quad j = 1, 2, \dots, m$$

Should the newly calculated position lead to an increase in the objective function's value, a scenario reflected by this condition and expressed in Equation (10),

$$X_i = \begin{cases} X_i^{P2}, & F_i^{P2} < F_i, \\ X_i, & \text{else,} \end{cases} \quad (10)$$

In this context, X_i^{P2} signifies the newly computed position for the i th coati, determined during the second phase of COA. Here, $x_{i,j}^{P2}$ denotes its j th dimension, and F_i^{P2} represents its objective function value. The variables r and t denote a random number within the $[0, 1]$ interval and the iteration counter, respectively. Additionally, lb_j^{local} and ub_j^{local} stand for the local lower bound and local upper bound of the j th decision variable, while lb_j and ub_j represent the overall lower bound and upper bound of the same decision variable, respectively.

Step by Step procedure for generating gate pulses using Coati Algorithm:

1. **Start**
2. **Initiate the population of pulse patterns randomly within the feasible range.**
3. **Assess the fitness of each pulse pattern using performance metrics (e.g., THD, voltage deviation, power losses, etc.)**
4. **Initialize the iteration counter to 0.**
5. **Continue iterations until a termination condition is reached:**
 - a) **Increment the iteration counter.**
 - b) **Conduct exploration to locate promising pulse patterns:**
 - Adjust the switching times of pulse patterns through random movements.
 - Evaluate the fitness of the modified pulse patterns.
 - c) **Execute exploitation to refine the best pulse patterns:**
 - Share information among pulse patterns to simulate cooperative behaviour.
 - Update and refine the pulse patterns based on shared information.
 - Evaluate the fitness of the updated pulse patterns.
 - d) **Adaptively update the COA parameters based on the performance of the pulse patterns.**
6. **Select the optimal pulse pattern(s) based on the fitness evaluation.**
7. **END.**

Results and Discussion

The proposed PV-enabled Asymmetric multilevel DC link inverter model used as a Dstatcom is simulated in MATLAB 2022b Simulink. The simulation is subsequently conducted to analyse the performance of Non-linear load conditions, Voltage Sag, and Swell situations, employing the proposed algorithm for evaluation. CO algorithm is implemented to generate the gate pulses to a multilevel inverter.

Figure 9 represents the proposed Simulink model. During uncompensated case the Asymmetrical MLI as Dstatcom successfully mitigated the 2.02 per unit (P.U.) swell occurring at $t=0.2$ ms to 0.4ms and the 5.06 P.U. voltage sag occurring at 0.5ms to 0.7ms, restoring the current & voltage to its rated load level as shown in Figure 10 and 13.23 % THD is obtained without compensation.

Simulation has been used to confirm the effectiveness of the 125-level multilevel inverter for minimizing harmonics that was previously reported. To compensate for those swell and sag in grid voltage firstly, proposed asymmetrical multilevel dc link inverter's THD is analysed and is obtained as 0.97% as shown in Figure 11.




Figure 9. Proposed Simulink Model.




Figure 10. THD analysis without compensation.




Figure 11. Harmonic analysis of the proposed inverter.




Figure 12. Gate Pulses to Inverter.




Figure 13. Source current, compensated current, load current and load Voltage.




Figure 14. Harmonic analysis of proposed Dstatcom Model.

For the proposed asymmetric multilevel inverter, the switching pulses are produced using the Coati optimization algorithm for 12 switches in the level generation part as shown in Figure 12. Figure 13 above illustrates the performance of the shunt compensation of Dstatcom under voltage sag and swell conditions, utilizing the Coati optimization algorithm. The simulation waveforms of the source current, compensated current, load current and load voltage are represented where compensation of swell is effectively done in 0.2ms to 0.4 ms and also compensation of sag is effectively done in 0.5ms to 0.7ms time period using asymmetrical multilevel dc link inverter as Dstatcom. Harmonic analysis confirmations that the compensation is done with 1.45% THD which is improved from 13.23% as shown in Figure 14.

Conclusion

This proposed research work introduces a DSTATCOM featuring an innovative 125-level asymmetry multilevel inverter structure. This structure offers the advantage of employing a flexible configuration, similar to traditional three-phase two-level voltage source inverters. The proposed 125-level asymmetry multilevel inverter is proposed for improving power quality and suppressing harmonics. Despite its minimal components, the inverter can generate 125-level voltages per phase. The total harmonic distortion (THD) of the output voltage remains below 1%. Each output voltage level of the AMLI is precise and stable due to the implementation of bi-directional DC-DC converters as the DC links of H-bridges, ensuring steady DC link voltages. These bi-directional DC-DC converters enable power transmission in both directions, thereby preventing a potential increase in DC link voltages. The Coati optimization algorithm determines the precise switching angles to produce gate pulses for the proposed inverter, achieving a 125-level output with low harmonic content and compensating for source current swell and sag in the grid.

Acknowledgement

We hereby declare that this submission is entirely my work, in my own words, and that all sources used in researching it are fully acknowledged and all quotations properly identified.

Conflict of Interest

The authors declare that there is no conflict of interest.

References

- Abdalla, I., Corda, J., & Zhang, L. (2016). Optimal control of a multilevel DC-link converter photovoltaic system for maximum power generation. *Renewable Energy*, 92, 1–11.
<https://doi.org/10.1016/j.renene.2016.01.062>
- Agrawal, R., & Jain, S. (2017). Comparison of reduced part count Multilevel inverters (RPC-MLIS) for grid interfacing. *IETE Journal of Research*, 64(5), 620–633.
<https://doi.org/10.1080/03772063.2017.1367262>
- Ajayi-Obe, A. A. (2023). *Development of a multilevel converter topology for transformer-less connection of renewable energy systems*.
<http://hdl.handle.net/11427/37930>
- Arockiaraj, S., Sakthisudhursun, B., Alagammal, S., Jawahar, M., & Tamilarasu, P. (2023). The comparative analysis of recent facts controllers to maintain reliability of electrical power supply. *AIP Conference Proceedings*.
<https://doi.org/10.1063/5.0142290>
- Chakrabarty, R., & Adda, R. (2021). DSTATCOM implementation using Reduced Switch Single DC Source Cascaded H-bridge Multilevel Inverter. *Electric Power Systems Research*, 199, 107373.
<https://doi.org/10.1016/j.epsr.2021.107373>
- Chethan, M., & Ravi, K. (2024). A review of FACTS device implementation in power systems using optimization techniques. *Journal of Engineering and Applied Science*, 71(1).
<https://doi.org/10.1186/s44147-023-00312-7>
- Dehghani, M., Montazeri, Z., Trojovska, E., & Trojovsky, P. (2023). Coati Optimization Algorithm: A new bio-inspired metaheuristic algorithm for solving optimization problems. *Knowledge-based Systems*, 259, 110011.
<https://doi.org/10.1016/j.knsys.2022.110011>
- Duarte, S. N., Barbosa, P. G., & Kabalcı, E. (2021). STATCOM and DSTATCOM with modular multilevel converters. In *Elsevier eBooks*, pp. 209–248.
<https://doi.org/10.1016/b978-0-323-90217-5.00008-3>
- Gultekin, B., & Ermiş, M. (2013). Cascaded Multilevel Converter-Based Transmission STATCOM: system design Methodology and development of a 12 KV ±12 MVAR power stage. *IEEE Transactions on Power Electronics*, 28(11), 4930–4950.
<https://doi.org/10.1109/tpel.2013.2238642>
- Gupta, A. (2022). Power quality evaluation of photovoltaic grid interfaced cascaded H-bridge nine-level multilevel inverter systems using D-

- STATCOM and UPQC. *Energy*, 238, 121707. <https://doi.org/10.1016/j.energy.2021.121707>
- Gupta, K. K., Ranjan, A., Bhatnagar, P., Sahu, L. K., & Jain, S. (2016). Multilevel inverter topologies with Reduced device Count: a review. *IEEE Transactions on Power Electronics*, 31(1), 135–151. <https://doi.org/10.1109/tpel.2015.2405012>
- Jung, J., Lee, J., Sul, S., Son, G. T., & Chung, Y. (2018). DC capacitor voltage balancing control for Delta-Connected Cascaded H-Bridge STATCOM considering unbalanced grid and load conditions. *IEEE Transactions on Power Electronics*, 33(6), 4726–4735. <https://doi.org/10.1109/tpel.2017.2730244>
- Hingorani, N. & Gyugyi, L. (2000). Understanding FACTS, Concepts and Technology of Flexible AC Transmission Systems. New York: IEEE Press.
- Marzo, I., Barrena, J. A., Sanchez-Ruiz, A., Abad, G., Fernandez-Rebolleda, H., & Muguruza, I. (2022). Reactive power limits of Cascaded H-Bridge STATCOMs in star and delta configuration under negative-sequence current withstanding. *International Journal of Electrical Power & Energy Systems*, 142, 108267. <https://doi.org/10.1016/j.ijepes.2022.108267>
- Michail, V., & Alfred, R. (2015). Analysis and control of modular multilevel converters with integrated battery energy storage. *IEEE Trans. on Power Electron.*, 30(1)163-175. <https://doi.org/10.1109/TPEL.2014.2303297>
- N, V. K. V., & Gowri Manohar, T. (2023). A comprehensive survey on reduced switch count multilevel inverter topologies and modulation techniques. *Journal of Electrical Systems and Information Technology*, 10(1) 3. <https://doi.org/10.1186/s43067-023-00071-8>
- Trabelsi, M., Vahedi, H., & Abu-Rub, H. (2021). Review on Single-DC-Source Multilevel Inverters: Topologies, challenges, industrial applications, and recommendations. *IEEE Open Journal of the Industrial Electronics Society*, 2, 112–127. <https://doi.org/10.1109/ojies.2021.3054666>
- Umadevi, C., Sundari, M. G., & Karuvelam, P. S. (2024). Cascaded Fuzzy Logic Controlled Modular Multilevel Converter for PV Based DSTATCOM Applications. *Journal of Electrical Engineering & Technology*, 19, 1551-1563. <https://doi.org/10.1007/s42835-023-01663-0>
- Vasiladiotis, M., & Rufer, A. (2015). Analysis and control of modular multilevel converters with integrated battery energy storage. *IEEE Transactions on Power Electronics*, 30(1), 163–175. <https://doi.org/10.1109/tpel.2014.2303297>
- Vemuganti, H. P., Sreenivasarao, D., Ganjikunta, S. K., Suryawanshi, H. M., & Abu-Rub, H. (2021). A survey on Reduced switch count Multilevel inverters. *IEEE Open Journal of the Industrial Electronics Society*, 2, 80–111. <https://doi.org/10.1109/ojies.2021.3050214>
- Venkataramanaiah, J., Suresh, Y., & Panda, A. K. (2017). A review on symmetric, asymmetric, hybrid and single DC sources based multilevel inverter topologies. *Renewable & Sustainable Energy Reviews*, 76, 788–812. <https://doi.org/10.1016/j.rser.2017.03.066>
- Vijeh, M., Rezanejad, M., Samadaei, E., & Bertilsson, K. (2019). A general review of multilevel inverters based on main submodules: Structural point of view. *IEEE Transactions on Power Electronics*, 34(10), 9479–9502. <https://doi.org/10.1109/tpel.2018.2890649>

How to cite this Article:

N. V. Vinay Kumar and Tenepalli Gowri Manohar (2024). Meta Heuristic Algorithm Based Novel Dstatcom Architecture for Power Quality Improvement. *International Journal of Experimental Research and Review*, 38, 119-131.

DOI : <https://doi.org/10.52756/ijerr.2024.v38.011>



This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.