[1]
Ankitha and Jayalaxmi H, “Full Adder Circuit Based on Complementary Energy Path Adiabatic Logic using NAND Gates”, JoCEVD, vol. 1, no. 1, pp. 1–5, Jun. 2023.