Syed Mohsin, Rahul J Gowda, Asha CN, & Sumalatha S. (2023). Physical Design of 64-bit Multiplier and Accumulator (MAC) Unit Using Vedic Multiplier and CLA Adder. Journal of Electrical Engineering and Electronics Design, 1(1), 5–9. https://doi.org/10.48001/joeeed.2023.115-9