Single Phase Novel H-Type Multilevel Inverter Topology with Optimal Reduction of Power Electronic Devices

Abstract

The research aims to develop a novel H-Type multilevel inverter capable of generating seventeen levels of asymmetric voltage ratios using only nine power semiconductor switches. The flexibility of this topology is that it can be extended to any desired output levels according to various algorithms suggested in this paper. Simulations are conducted using the MATLAB platform to validate the viability of the proposed topology. The results obtained from these simulations convincingly demonstrate the effectiveness of the designed inverter. Specifically, utilizing the first algorithm, voltage levels of 17, 25, 33 and 41 are generated, and various performance parameters are thoroughly examined to establish the efficacy of the topology. This research not only focuses on the development of a novel H-Type multilevel inverter capable of producing seventeen levels of asymmetric voltage ratios with a minimalistic approach of nine power semiconductor switches but also provides a pathway for extension through suggested algorithms. The validation process through MATLAB simulations and the thorough examination of performance parameters underscores the robustness and efficiency of the proposed topology.